/home/jaouen/pok_official/pok/trunk/kernel/arch/sparc/leon3/timer.h File Reference

Go to the source code of this file.

Defines
#define	TIMER_CTRL_EN   (1 << 0)
#define	TIMER_CTRL_RS   (1 << 1)
#define	TIMER_CTRL_LD   (1 << 2)
#define	TIMER_CTRL_IE   (1 << 3)
#define	TIMER_CTRL_IP   (1 << 4)
#define	TIMER_CTRL_CH   (1 << 5)
#define	TIMER_CTRL_DH   (1 << 6)
#define	TIMER_SCALER_OFFSET   0x00
#define	TIMER_SCAL_RELOAD_OFFSET   0x04
#define	TIMER_CNT_VAL_OFFSET   0x10
#define	TIMER_RELOAD_OFFSET   0x14
#define	TIMER_CTRL_OFFSET   0x18
#define	TIMER_IRQ   0x8U
#define	TIMER1   0x80000300

---

Detailed Description

Author:

Fabien Chouteau

Definition in file timer.h.

---

Define Documentation

#define TIMER1   0x80000300

first Leon3 TIMER IO adress

Definition at line 42 of file timer.h.

#define TIMER_CNT_VAL_OFFSET   0x10

Counter value register offset

Definition at line 36 of file timer.h.

#define TIMER_CTRL_CH   (1 << 5)

Chain

Definition at line 30 of file timer.h.

#define TIMER_CTRL_DH   (1 << 6)

Debug Halt

Definition at line 31 of file timer.h.

#define TIMER_CTRL_EN   (1 << 0)

Enable

Definition at line 25 of file timer.h.

#define TIMER_CTRL_IE   (1 << 3)

Interrupt enable

Definition at line 28 of file timer.h.

#define TIMER_CTRL_IP   (1 << 4)

Interrupt Pending

Definition at line 29 of file timer.h.

#define TIMER_CTRL_LD   (1 << 2)

Load

Definition at line 27 of file timer.h.

#define TIMER_CTRL_OFFSET   0x18

Control register offset

Definition at line 38 of file timer.h.

#define TIMER_CTRL_RS   (1 << 1)

Restart

Definition at line 26 of file timer.h.

#define TIMER_IRQ   0x8U

Definition at line 40 of file timer.h.

#define TIMER_RELOAD_OFFSET   0x14

Counter reload register offset

Definition at line 37 of file timer.h.

#define TIMER_SCAL_RELOAD_OFFSET   0x04

Scaler reload register offset

Definition at line 34 of file timer.h.

#define TIMER_SCALER_OFFSET   0x00

Scaler value register offset

Definition at line 33 of file timer.h.